Page 46

EETE APRIL 2013

Win a 2-channel USB 3.0 PC oscilloscope The PicoScope 3207A is a 2 channel USB oscilloscope with 250 MHz band‑width, Reader O f f er 1 GS/s sampling rate, 256 MS buffer memory and a built-in function generator. In this month’s reader offer, Pico Technology is giving away this piece of equipment worth 1451 Euros, for one of EETimes Europe’s readers to win. The unit boasts a basic timebase accuracy of ±2ppm. Other features include digital triggering for accurate, stable waveform display, and equivalent-time sam‑pling, which boosts the effective sampling rate to 10 GS/s for repetitive signals. The PicoScope 3207B has 512 MS buffer memory and an additional 32k-sample arbitrary waveform generator with 100 MS/s update rate. As the scope obtains its power from the USB port, there is no need for an external power adaptor. The oscilloscopes are supplied with the PicoScope software for Windows, which turns any com‑puter into a powerful oscilloscope and spectrum analyzer. The software includes many advanced features such as automatic measurements, serial decoding of RS‑232/UART, SPI, I2C, CAN, LIN and FlexRay data, and mask limit testing. A free software development kit (SDK) is also available for those who wish to write their own data-acquisition pro‑grams. Example code in a number of languages is included. Check the reader offer online at www.electronics-eetimes.com Tabula takes on FPGA vendors with four channel 100G networking chip FPGA startup Tabula is demonstrating its early prototype device supporting high‐performance packet processing from 40G to 400G. The packet processing middleware, combined with Tabula’s new 22nm ABAX2P1 3PLD device allow processing of four 100G streams on a single chip, a search engine capable of sup‑porting 100G packet traffic, and a 12x10G‐to‐100G bridge. These are enabled by Tabula’s 3D architecture, RTL compiler and leading‐edge process technology. The high‐performance packet process‑ing reference design suite is composed of a 12x10G‐to‐100G bridge reference design kit, implementing an aggregation func‑tion commonly used in communications systems and using the ABAX2P1 device’s high performance bus‐handling capabilities, as well as a 4 x100G switch reference design kit, targeting data center migration from 10G to 40G and 100G. A 2nd‐generation Ternary Search Engine (TSE) reference design kit is aimed at the search capabilities required for leading‐edge routers and NGFW. The company also delivers a complete set of design examples and soft IP cores tailored for many of the most per‑formance‐ critical functions found in high‐performance packet processing equipment. Examples include a 600Gbps packet classifier, a 100Gbps 64‐bit CRC generator, and a 1.3Tbps L2 packet parser. Tabula www.tabula.com Touch panel computers target SCADA and process control system Captec has introduced three new highly responsive touch panel computer models designed for SCADA, process control systems and machine automation applications. The units offer users fast and clear graph‑ics displays and control interfaces with IP65 sealed front panels, they are shock and vibration protected. The panel computers come with five configurable func‑tion buttons and expan‑sion capabilities enabling a range of I/O cards to be incorporated. This is further enhanced by two USB ports on the front panel, and multiple communications ports including Dual GB LAN, RS232 Port and multiple USB ports. These touch panel computers are available in 12”, 15” and 17” models with a choice of Intel 3rd generation Core i3/ i5 / i7, or Celeron processors. Captec www.captec-group.com PIC24 Lite microcontroller family adds analogue integration and configurable I/O Microchip has extended its 16-bit PIC Microcontroller family with analogue integration and configurable low pin-count op‑tions for cost-sensitive automotive, consumer, medical and industrial applications. The PIC24F “KM” family provides a new level of integrated analogue functionality such as a 12-bit ADC with thresh‑old detection, 8-bit DACs for analogue control loops and precision comparator refer‑ences, as well as op amps to assist in sensor amplifications. The KM MCUs are the first to feature the new Multiple-output Capture Compare PWM Module (MCCP) and Single-output Capture Compare PWM Module (SCCP) peripherals, which include integrated timers and advanced PWM control to en‑able motor-control, power-supply and lighting applications. The MCCP and SCCP modules combine timers, input cap‑tures, output compare and PWM functions in a single timebase for optimal flexibility. These modules include 16/32-bit timer support, and can operate from a high-speed clock for higher resolution due to their ability to operate asynchro‑nously. They also allow for automatic operations during sleep mode, to optimise power consumption. This is also the first PIC24 family to offer a Configurable Logic Cell (CLC) for increased on-chip interconnection of peripherals. Microchip www.microchip.com 46 Electronic Engineering Times Europe April 2013 www.electronics-eetimes.com


EETE APRIL 2013
To see the actual publication please follow the link above