044-045_EETE-VF

EETE JULAUG 2012

DESIGN & PRODUCTS PROGRammablE lOGIC Integrated block for FPGa PCI Express x8 Gen3x USb 3.0 SuperSpeed interface board Xilinx has launched an integrated block for PCI Express x8 targets altera FPGas Gen3 with DDR3 external memory on its Virtex-7 field program- Cypress Semiconductor and Nuvation Research have released mable gate array (FPGA) family. The block provides developers a rapid-prototyping solution that simplifies streaming video, with all the building images and other data from Altera FPGAs to a host processor blocks needed to at speeds up to 400 Megabytes per get started on PCI second. This solution includes a Express Gen3-based SuperSpeed USB 3.0 device inter- designs immediately. face board that connects to Arrow It support 1866 Mbit/s Electronics’ BeMicro SDK (Software high speed memory Development Kit), the popular FPGA interfaces in mid- evaluation platform featuring an speed grade devices Altera Cyclone IV FPGA. This new USB 3.0 expansion board allow users to design systems that meet high system bandwidth enables BeMicro users to prototype a simpler, uncompressed, requirements needed in communications, storage, server ap- cost-effective alternative to traditional slower interfaces such plications, and more. as USB 2.0 and Gigabit Ethernet. Designed to provide a seam- With a 40 percent performance advantage versus competing less link out of the box, the new interface board from Cypress memory solutions, this allows users to accelerate productivity and Nuvation is called BeUSB 3.0, and is available exclusively by offering maximum memory data rates in its mid-speed grade from Arrow Electronics. It uses Cypress’s programmable EZ- devices as well as built-in capabilities in its Virtex-7 XT devices USB FX3 USB 3.0 device controller to implement the Super- for single-root I/O virtualization and multi-function end points to Speed USB 3.0 standard. The interface board attaches to the address the emerging needs in Data Center and cloud comput- BeMicro SDK and comes with a standard cable to connect to ing. The Virtex-7 XT and HT FPGAs are the first generation of a USB 3.0 PC host, which provides up to 900 mA for bus- Xilinx All Programmable devices that integrate hard IP cores power. The EZ-USB FX3 peripheral controller on the BeUSB for the PCI Express Gen3 standard. Both Kintex-7 and Virtex-7 3.0 expansion board is equipped with Cypress’s second gen- FPGAs feature1866Mbit/s DDR3 external memory interfaces to eration configurable General Programmable Interface (GPIF II), further bolster the PCI Express system throughput. enabling the FX3 to interface directly with any processor, ASIC Xilinx or FPGA by using the GPIF II Designer tool. www.xilinx.com Cypress Semiconductor www.cypress.com Software-based gesture recognition solution for programmable imaging and vision SD and HD video development platform based CEVA and eyeSight Mobile Technologies have jointly an- on low-cost altera FPGa nounced the availability of an optimized software-based SingMai Electronics has introduced a range of low cost boards gesture recognition solution for the CEVA-MM3101 imaging targeted at SD and HD video development, based around an Al- and vision platform. eyeSight’s tera EP3C25 Cyclone III FPGA which has the sufficient resourc- software leverages the CEVA- es to run all of the SingMai video IP MM3101 to offer substantial cores. The DP5-A is also bundled competitive advantages over with an unlimited use/time license alternative implementations of for the SingMai PT13 compact gesture recognition-based tech- microprocessor IP core for all Altera nology. As an example, the com- FPGAs. The main board can accept bined CEVA-eyeSight solution up to three add-ons boards. Boards requires 20x less power con- available include analogue and sumption compared to an ARM digital interfaces, including NTSC/PAL, YPbPr or RGB analogue Cortex-A9 based alternative solution, claims the companies. component video at either SD or HD resolutions, HDMI/DVI and The CEVA-eyeSight solution supports multiple hand gestures SDI/HD-SDI interfaces. Each board is also provided with Verilog as well as palm detection and tracking, supporting multiple example code and software drivers for the PT13. Additional users, up to 4.5 meters in distance away from the device boards include a QVGA LCD display panel and interface, a and in low light conditions. The entire solution, incorporat- CMOS image sensor interface for both SD and HD sensors and ing eyeSight’s software and the CEVA-MM3101, requires fast ADC and DAC cards for the acquisition and display of non- less than 70MCycles for the complete gesture application, standard video. A range of user interfaces for user control is while consuming less than 20mW power in a 28nm process. also provided, including an 8x2 character backlit LCD display, a To enable customers to further differentiate their solution, digital encoder, switches and an IR remote control sensor. the fully programmable CEVA-MM3101 engine can be used The development platform is also supported with the SingMai to perform an array of additional vision-based functions in range of video IP cores including analogue video decoders and software, including face detection, eye tracking, 3D map cre- encoders, 3D video noise reduction, video pattern generators ation, object tracking and image enhancement applications. and character overlays and a complete suite of image process- CEVA ing functions for use with the CMOS image sensors. www.ceva-dsp.com/ISP SingMai Electronics www.singmai.com 44 Electronic Engineering Times Europe July/August 2012 www.electronics-eetimes.com


EETE JULAUG 2012
To see the actual publication please follow the link above