Page 32

EETE JULAUG 2013

8-bit PIC MCU Architectures Architecture: Increased Memory Interrupt Capability Deeper Stack Baseline Architecture Family: 4 8-bit PIC® Microcontroller Solutions Increased Performance Hardware Multiplier Advanced Communications Optimized for C Mid-Range Architecture F1 Enhanced Mid-Range Architecture PIC18 Architecture Families PIC10, PIC12, PIC16 PIC10, PIC12, PIC16 PIC12F1, PIC16F1 PIC18 Pin Count 6-40 6-64 8-64 18-100 Interrupts No Single interrupt capability Single interrupt capability with hardware context save Multiple interrupt capability with hardware context save Performance 5 MIPS 5 MIPS 8 MIPS Up to 16 MIPS Instructions 33, 12-bit 35, 14-bit 49, 14-bit 83, 16-bit Program Memory Up to 3 KB Up to 14 KB Up to 28 KB Up to 128 KB Data Memory Up to 134B Up to 368B Up to 1.5 KB Up to 4 KB HardwareStack 2 level 8 level 16 level 32 level Features ■ Comparator ■ 8-bit ADC ■ Data memory ■ Internal Oscillator ■ Op amp In addition to Baseline: ■ SPI/I2C™ ■ UART ■ PWMs ■ LCD ■ 10-bit ADC ■ Op amp ■ Configurable logic cells ■ Numerically controlled oscillator ■ Complementary waveform generator ■ Hardware CVD ■ High speed comparators In addition to Mid-Range: ■ Multiple communication peripherals ■ Linear programming space ■ PWMs with independent time base ■ Programmable switch mode controller ■ 12-bit ADC ■ USB ■ PPS In addition to Enhanced Mid-Range: ■ 8 × 8 Hardware multiplier ■ CAN ■ CTMU ■ Ethernet Baseline 5 MIPS 0.375–3 KB Flash 6–40 Pins Mid-Range 5 MIPS 0.48–14 KB Flash 6–64 Pins PIC18 16 MIPS 4–128 KB Flash Hardware Multiplier 18–100 Pins F1 Enhanced Mid-Range 8 MIPS 1.75–28 KB Flash 8–64 Pins Performance Upgrade Optimized for C Cost Optimization Unified MPLAB Tool Suite/XC8 Compiler Free IDE • Free C Compilers • Free Software Libraries PIC10 6 Pin PIC12 8 Pin PIC16 14–64 Pins PIC18 18–100 Pins Continuous development across all architectures and families.


EETE JULAUG 2013
To see the actual publication please follow the link above