Page 30

EETE OCT 2013

Flexible Integrated Peripherals 512B-96 KB Digital I/O ■ Peripheral Pin Select (PPS) B 0-512B RAM DMA EEPROM Memory Bus Address Generation Acceleration Units •    Remap digital I/O •    Supports most digital peripherals Graphics ■ Up to 122 programmable digital I/O pins ■ Wake-up/Interrupt-on-change on up to 52 pins ■ High current sink/source Communication Modules ■ 3-wire SPI: up to 3 modules •    Framing supports I/O interface to simple codecs ■ I²C™: up to 3 modules •    Full multi-master and Slave mode support •    7-bit and 10-bit addressing ■ UART: up to 4 modules •    Interrupt-on-address bit detect •   Wake-up on Start bit from Sleep mode •    4-character TX and RX FIFO buffers •    LIN and IrDA support ■ USB Device, Host & OTG •    Internal Boost Regulator requires minimal external components •    Separate 3.3V regulator •    Transparent RAM buffer interface ■ CAN 2.0 (up to 2 modules) Digital Power Peripherals ■ 10-bit ADC Up to 4 Msps, Up to 6 sample and holds ■ PS PWM, 1 nS duty cycle resolution ■ Analog comparators, 25 ns ■ Programmable reference 16-bit Embedded Control Solutions Timers/Capture/Compare/PWM ■ Timer/counters: up to nine 16-bit timers •    Can pair up to make 32-bit timers •    1 timer can run as real-time clock ■ Input capture: up to 16 channels •    Capture on rising, falling or both edges •    4-deep FIFO on each capture ■ Output compare: up to 16 channels •    Dedicated timer •    Single or dual 16-bit compare mode •    16-bit glitchless PWM mode Auxilary Functions ■ LCD Segment Driver: •    60 Segment × 8 Common Driver ■ Graphics Controller Features: ADC - 2, 10/12-bit, 32 ch. •    3× graphics hardware acceleration units •    Color look-up table with up to 256 entries •    Direct interface to monochrome, C-STN, TFT, OLED ■ Parallel Master Slave Port (PMP/PSP): •    Communicates with external data memory, communications peripherals, LCDs •    Supports 8-bit or 16-bit data •    Supports 16 address lines ■ Hardware Real-Time Clock/Calendar (RTCC): •    Provides clock, calendar and alarm functions ■ Programmable CRC generator ■ Charge time measurement unit (CTMU) •    Capacitive touch sense keypad I/F •    Provides 1 ns resolution time measurements •    Temperature Sensing ■ Peripheral Trigger Generator (PTG) Peripheral Pin Select CAN, 0-2 Analog Subsystems ■ On-chip high-speed op amps •    Up to 10 MHz gain bandwidth ■ Analog comparators (up to 4): •    Programmable reference ■ DAC ■ ADC •    10-bit up to 1.1 Msps, 4 S&H •    12-bit up to 1 Msps •    16-bit Sigma Delta ADC, 2 ch •    Buffered outputor DMA •    Autoscanning •    Supports CVD touch Motor Control Peripherals ■ Motor Control PWM: up to 14 outputs •    Up to 7 duty cycle generators •    Independent or complementary mode •    Programmable dead time settings •    Edge or center-aligned PWMs •    Manual output override control •    Up to 10 fault inputs •    ADC samples triggered by PWM module ■ Quadrature encoder interface module •    Up to 2 modules •    Phase A, Phase B and index pulse input ■ High current sink/source 16/40/70 MIPS MIPS 16-bit bit Core 17 x 17 MPY JTAG & Emul. Interface Register File 16 x 16 Barrel Shifter 16-bit ALU Interrupt Control Memory Bus Peripheral Bus 4-512 KB Flash Memory LCD Segment Drive Integrated Graphics Display Controller Color Lookup Table USB On-the-Go CTMU Op Amp/Analog Comp., 0-4 Watchdog & PWR Mgmt. Input Capture 16/32-bit Timers Out Comp./PWM UART, 1-4 SPI, 1-4 I2C™, 1-3 PMP CRC RTCC DSBOR DSWDT INT0 Deep Sleep VBAT PMP 32-bit CRC, GP I/O ADC 10-bit, 16 ch. PIC24 & dsPIC DSC Family Block Diagram


EETE OCT 2013
To see the actual publication please follow the link above