Page 33

EETE SEP 2015

Inside the MIPS32® microAptivTM Core PIC32 MCU Direct memory access controller with integrated CRC module operates in idle mode MIPS32 M-Class Core • 200 MHz, 5-Stage Pipeline • 32-bit CPU + DSP + FPU D Ca Data Cache Trace EJTAG Inst. Cache Instruction Instr ction Data Reduces software overhead and actions such as encryption, decryption and authentication are executed more quickly High-Speed Bus Matrix 2 MB Flash Dual Panel Live Update Prefetch SRAM 2 BOR Reset SQI 2 Ch. Crypto Engine g 2 Ch. DMA EBI Ch DMA PMP Peripheral Buses Output Compare PWM (9) A synchronous serial interface that provides access to serial Flash memories and other serial devices CAN CAN 2.0b (2) 4 Ch. DMA 12-bit ADC h. A Comparator I2C™ (5) ® Ethernet MAC 2 Ch. DMA 4-Wire Debug DMA 8 Ch. Hig High Speed Spee USB 8 Ch. B Ch h DMA De b (2) I2S/SPI (6) RTCC IC PPS (9) POR Reset WDT SP RT 512 KB B 512 SR RAM Timer (9) High-performance, real-time embedded MCU core with DSP and FPU. Offers up to 35% code size reduction operating at near-full rate. PMP/EBI provides a high-speed and convenient interface to external parallel memory devices, camera sensors and LCDs High-endurance, flexible and secure Flash with dual Flash banks for live update Hi-Speed USB Device/Host/OTG controller with dedicated DMA channels and integrated transceivers CAN 2.0b, with configurable buffers and advanced filtering 10/100 Ethernet MAC with dedicated DMA channels and MII/RMII interfaces MPLAB X IDE, MPLAB ICD 3 In-Circuit Debugger and MPLAB REAL ICE In-Circuit Emulator compatible Convenient standard CODEC interface for high-quality audio Note: Not all features are available on all PIC32 devices. Please see product family table for more information. 32-bit Microcontrollers 5


EETE SEP 2015
To see the actual publication please follow the link above